synthesizeable_vhdl-model-library:parity-generator