<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="FeedCreator 1.8" -->
<?xml-stylesheet href="https://www.vhdl-online.de/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="https://www.vhdl-online.de/feed.php">
        <title>VHDL-Online - courses:system_design:vhdl_-_overview_and_application_field</title>
        <description></description>
        <link>https://www.vhdl-online.de/</link>
        <image rdf:resource="https://www.vhdl-online.de/_media/logo.png" />
       <dc:date>2026-04-29T15:14:12+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/concepts_of_vhdl?rev=1476803168&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/notizen?rev=1463583360&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/pagefooter?rev=1447356108&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/quiz?rev=1461245588&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/start?rev=1445518205&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/summary?rev=1449669617&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/vhdl_-_overview_and_history?rev=1449667200&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="https://www.vhdl-online.de/_media/logo.png">
        <title>VHDL-Online</title>
        <link>https://www.vhdl-online.de/</link>
        <url>https://www.vhdl-online.de/_media/logo.png</url>
    </image>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/concepts_of_vhdl?rev=1476803168&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2016-10-18T15:06:08+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>concepts_of_vhdl</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/concepts_of_vhdl?rev=1476803168&amp;do=diff</link>
        <description>Concepts of VHDL

Execution of assignments

[Execution of assignments]

	*  Sequential
	*  Concurrent

Methodologies

[Methodologies ]

	*  Abstraction
	*  Modularity
	*  Hierarchy

Notes


VHDL distinguishes itself from other languages by the way assignments are executed because two basic types of statements are known:</description>
    </item>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/notizen?rev=1463583360&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2016-05-18T14:56:00+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>notizen</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/notizen?rev=1463583360&amp;do=diff</link>
        <description>Deutsche Notizen

Historical Development

What is hardware?

Was ist eine Hardwarebeschreibungssprache?

VHDL ist eine Hardwarebeschreibungssprache. Doch was versteht man in diesem Zusammenhang unter Hardware? Der Begriff umfasst ein komplexes System, wie z.B. einen ganzen Computer, aber auch ein kleines einzelnes Element, wie z.B. ein logisches Grundgatter.</description>
    </item>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/pagefooter?rev=1447356108&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2015-11-12T19:21:48+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>pagefooter</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/pagefooter?rev=1447356108&amp;do=diff</link>
        <description>----------

Chapters of System Design &gt; VHDL - Overview and Application Field

	*  Application Field of HDLs
	*  VHDL - Overview and History
	*  Concepts of VHDL
	*  Summary
	*  Quiz</description>
    </item>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/quiz?rev=1461245588&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2016-04-21T13:33:08+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>quiz</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/quiz?rev=1461245588&amp;do=diff</link>
        <description>Quiz</description>
    </item>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/start?rev=1445518205&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2015-10-22T12:50:05+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>start</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/start?rev=1445518205&amp;do=diff</link>
        <description>VHDL - Overview and Application Field

	*  Application Field of HDLs
		*  Historical Development
		*  Today&#039;s Development
		*  Application Field of HDLs

	*  VHDL - Overview and History
	*  Concepts of VHDL
	*  Summary
	*  Quiz</description>
    </item>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/summary?rev=1449669617&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2015-12-09T14:00:17+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>summary</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/summary?rev=1449669617&amp;do=diff</link>
        <description>Summary

	*  Hardware and software concepts
	*  Hardware is part of the system design
	*  Behavioral and RTL style
	*  Structure
	*  Concurrency (simultaneity) 
	*  Sequential statements
	*  Description of timing behavior is possible
	*  One language for model development and verification</description>
    </item>
    <item rdf:about="https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/vhdl_-_overview_and_history?rev=1449667200&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2015-12-09T13:20:00+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>vhdl_-_overview_and_history</title>
        <link>https://www.vhdl-online.de/courses/system_design/vhdl_-_overview_and_application_field/vhdl_-_overview_and_history?rev=1449667200&amp;do=diff</link>
        <description>VHDL - Overview and History

VHDL - Overview



	*  VHSIC (Very High Speed Integrated Circuit) Hardware Description Language
		*  Modeling of digital systems
		*  Concurrent and sequential statements
		*  Machine-readable specification
		*  Design lifetime &gt; designer lifetime</description>
    </item>
</rdf:RDF>
