====== VHDL vs. Verilog ======
<nav type="pills" stacked="true">
  * [[.:History of Verilog, SystemVerilog]]
  * [[.:Differences between VHDL and Verilog]]
  * [[.:Code Examples]]
</nav>