----
**Chapters of System Design > Synthesis**
<nav type="pills">
  * [[.:RTL-Style]]
  * [[.:What is Synthesis]]
  * [[.:Finite State Machines and VHDL:start|Finite State Machines and VHDL]]
  * [[.:Combinational Logic:start|Combinational Logic]]
  * [[.:Sequential Logic]]
  * [[.:Advanced Synthesis]]
  * [[.:Controlling Synthesis]]
  * [[.:Master-Slave Flip-Flop:start|Master-Slave Flip-Flop]]
  * [[.:Quiz]]
</nav>
~~NOCACHE~~