× Quiz A testbench ... ... does not need entity ports. ... always contains component instantiations File I/O in VHDL ... is possible without referencing additional packages ... always significantly slows down the simulation ... can be useful for analyzing simulation results Check answers You Scored % - / Chapters of System Design > Simulation Design Verfication Testbenches Simulation Flow File IO Delay Models Quiz