VHDL Modellbibliothek

Parameters for the Carry-Lookahead-Adder

A short interface specification:

The model is parameterized over the bit width. The sum is calculated with a carry-lookahead algorithm. The adder is cascadable.

Ports:


a, b      : parameterizeable binary values (bit arrays)
Carry_in  : carry of the adder before.
s         : sum computed by the adder
carry_out : carry for the next adder.

Filename without extension '.vhd' an

   Filename (without .vhd):

Integer value for the bit width (values between 0 and 9):

   integer value       :

You need the testbench and the tracefile?

   yes(y) or no(n)?: